Well, pardon me, then :) . My MIPS exposure has only come from university courses, and they naturally simplify it. I didn't experience the ugliness of delay slots until my capstone project (a latency-insensitive SPARC CPU on FPGA).
Keep up the good work! When the Pandora comes, I will help...