Tests, tests, and more tests.

Discussion in 'Pyra News' started by EvilDragon, Sep 15, 2018.

  1. TrashyMG

    TrashyMG Sarcasm Dispenser Staff Member

    Joined:
    Jan 18, 2010
    Messages:
    10,221
    pretty sure 0.19% is still less than 1%...
     
    pimaster, NetBLOKS, Mese96 and 6 others like this.
  2. Djoga'Ro

    Djoga'Ro moonstruck

    Joined:
    Apr 3, 2016
    Messages:
    666
    Or, if Dodge brings some kind of Beach Buggy Style line onto the market ....
     
    gpsqueeek likes this.
  3. Bosbeetle

    Bosbeetle Terminally lost

    Joined:
    Sep 7, 2008
    Messages:
    3,644
    Location:
    The Netherlands
    Since when is 0,19% not less than 1% as notaz commented :D
     
    Silent-Hunter and ible like this.
  4. Letalis Sonus

    Letalis Sonus Very Active Member

    Joined:
    Mar 5, 2009
    Messages:
    993
    A DIMM is literally just a plain PCB with a fixed interface, some arbitration circuity and an SPI flash for the SPD - with the SPD being optional on soldered-on RAM, as you can just program fixed timings into the boot loader doing the DDR controller initialization. The DDR chips are really just hooked up in parallel to fill up the available bus width, common bus widths for single DDR3 chips seem to be 4, 8 and 16 bit.
     
    NetBLOKS likes this.
  5. Silent-Hunter

    Silent-Hunter Advanced Member

    Joined:
    May 29, 2010
    Messages:
    2,790
    Has anyone tested 533 MHz yet? I'm on the edge of my seat here. XD
     
  6. Djoga'Ro

    Djoga'Ro moonstruck

    Joined:
    Apr 3, 2016
    Messages:
    666
    Does anybody know what the bus width is between the SoC and the RAM setup in the Pyra? I'm curious.
     
  7. levi

    levi Still fresh, damnit!

    Joined:
    Oct 6, 2008
    Messages:
    9,754
    Location:
    Somewhere off the coast of the EU
    According to the schematic published last year, the chips are each MT41K256M16HAs. I can find MT41K256M32's on the internet and those seem to be 32-bit parts, but given ours have M16 in their name and the fact they only seem to have 16 numbered lines beginning with D, I think they're 16 bit parts. There are four of them, two per channel. I'm not familiar with the way these things are actually logically laid out, so perhaps that's two 32-bit buses rather than one 64-bit one, which would perhaps make sense as the ARM chip's MMU is defined in 32-bit chunks.
     
  8. Zwerg01

    Zwerg01 Still Fresh

    Joined:
    Feb 15, 2017
    Messages:
    51
    Has someone of you ever tried to overclock a cpu cpu about 0.19%?
     
  9. TrashyMG

    TrashyMG Sarcasm Dispenser Staff Member

    Joined:
    Jan 18, 2010
    Messages:
    10,221
    Sure, you can do it on the Pandora, set the CPU speed to 532 MHz, then bump it up to 533 MHz.
     
    ò.Ó, Djoga'Ro, Swordfish II and 6 others like this.
  10. ible

    ible Advanced Guard Tower

    Joined:
    Mar 24, 2014
    Messages:
    2,065
    Location:
    Thrice in CA, twice in ND, once in the NL
  11. directive0

    directive0 Very Active Member

    Joined:
    Apr 8, 2015
    Messages:
    729
    Location:
    Toronto, Canada
    Wow I hope this works.

    Hang on to yer butts.
     
    Swordfish II likes this.
  12. Silent-Hunter

    Silent-Hunter Advanced Member

    Joined:
    May 29, 2010
    Messages:
    2,790
    Isn't on-die termination(ODT) important? If it doesn't work, will the Pyra still be stable, or will there be signal reflection?
     
  13. levi

    levi Still fresh, damnit!

    Joined:
    Oct 6, 2008
    Messages:
    9,754
    Location:
    Somewhere off the coast of the EU
    Terminators need to match the line's characteristic impedance. The short lines from one chip to adjacent ram chips on a small PCB are super short and very pure so I'd expect they have very low impedences, but that's just an educated guess to be fair.
     
    Silent-Hunter likes this.
  14. Confuzzled

    Confuzzled Newbie

    Joined:
    Oct 1, 2018
    Messages:
    4
    For those of you reading that email and wondering what DYN_ODT is, it is Dynamic On-Die Termination, which is explained quite well in this Micron Datasheet in Portable Document Format (pdf):
    TN-41-04 DDR3 Dynamic On-Die Termination - Micron - Technical Note - DDR3 Dynamic On-Die Termination
    (Apologies: an admin or moderator will need to remove the carets from the above as the board software thinks it may be spam.) Done - Binky
     
    Last edited by a moderator: Oct 11, 2018 at 6:31 PM
    ClockworkCoder likes this.
  15. Eight Bit

    Eight Bit Advanced Member

    Joined:
    Nov 16, 2008
    Messages:
    1,452
    Location:
    Amsterdam, Netherlands
  16. Confuzzled

    Confuzzled Newbie

    Joined:
    Oct 1, 2018
    Messages:
    4
    Thank-you, Eight Bit
     
  17. CommanderB

    CommanderB Member

    Joined:
    Mar 1, 2014
    Messages:
    84
    Mhm so it is possible that another hardware revision for the CPU board is necessary?

    Gesendet von meinem SM-N9005 mit Tapatalk
     
  18. ClockworkCoder

    ClockworkCoder Chaotic Neutral

    Joined:
    Jan 21, 2016
    Messages:
    607
    Location:
    Menzoberranzan
    Doesn't look like that's imminently required, as working around with software appears to fix the crashes.
     
    Last edited: Oct 11, 2018 at 12:35 PM
  19. Bosbeetle

    Bosbeetle Terminally lost

    Joined:
    Sep 7, 2008
    Messages:
    3,644
    Location:
    The Netherlands

    Seems like nope it didn't work...
     
  20. ible

    ible Advanced Guard Tower

    Joined:
    Mar 24, 2014
    Messages:
    2,065
    Location:
    Thrice in CA, twice in ND, once in the NL
    but at least they know what can make it work, even if it's not ideal to disable self-refresh...
     

Share This Page

Loading...